The Verification of the On-Chip COMA Cache Coherence Protocol
نویسندگان
چکیده
This paper gives a correctness proof for the on-chip COMA cache coherence protocol that supports the Microgrid of microthreaded architecture, a multi-core architecture capable of integrating hundreds to hundreds of thousands of processors on single silicon chip. We use the Abstract State Machine (ASM) as a theoretical framework for the specification of the on-chip COMA cache coherence protocol. We show that the protocol obeys the Location Consistency model proposed by Gao and Sakar.
منابع مشابه
Formal Verification of a Novel Snooping Cache Coherence Protocol for CMP
The Chip Multiprocessor (CMP) architecture offers dramatically faster retrieval of shared data which is cached on-chip rather than in an off-chip memory. Remote cache requests are handled through a cache coherence protocol. In order to obtain the best possible performance with the CMP architecture, the cache coherence protocol must be optimized to reduce time lost during remote cache and offchi...
متن کاملRobust Cache Coherence Protocol Verification with Inferno EECS 578 Project Report Team FLY - Bee
Fault tolerant architectures are emerging to guarantee the reliable functionality of vulnerable silicon devices. However, the growing complexity of the coherence protocol and Network-on-Chip (NoC) design come to be a big challenge to presilicon verification. In this work, we implemented a custom designed robust MESI and directory based cache coherence protocol in System Verilog and practiced wi...
متن کاملOn-Chip COMA Cache-Coherence Protocol for Microgrids of Microthreaded Cores
This paper describes an on-chip COMA cache coherency protocol to support the microthread model of concurrent program composition. The model gives a sound basis for building multi-core computers as it captures concurrency, abstracts communication and identifies resources, such as processor groups explicitly and where mapping and scheduling is performed dynamically. The result is a model where bi...
متن کاملArray Memory CPU & Caches Address & Data Interface Processor Off - chip Cache I
The progressive integration of processor and memory has unexpected implications for the design of DSM systems. To exploit this integration best, we claim that we need to redesign the nodes of DSM systems and then reorganize the whole machine. In this paper, we propose a new DSM organization where processor nodes have their on-chip memories conngured as caches and their directory controllers hav...
متن کاملParameterized Cache Coherence Protocol Verification using Invariant
Verification of parameterized cache coherence protocol is very important in the share-memory multiprocessor system. In this paper, a new method was proposed to verify the correctness of parameterized cache coherence protocol based on the invariant. Firstly, we present the parameterized cache coherence protocol as semi-algebraic transition system, and then solve the invariant of transition syste...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008